Redstone: Difference between revisions

From Novylen Minecraft
Jump to navigation Jump to search
No edit summary
(testing smth)
Line 1: Line 1:
= Redstone Computing in Minecraft =
= Redstone Computing in Minecraft =
<noinclude>{{DISPLAYTITLE:'''Redstone Computing in Minecraft'''}}</noinclude>
<noinclude>{{DISPLAYTITLE:'''Redstone Computing in Minecraft'''}}</noinclude>
<includeonly>{{#ifeq:{{NAMESPACE}}|Template|<!-- No header in template space -->|<div style="border:2px solid #AA0000; padding:10px; background:#111; color:#eee; font-family:monospace;">''An expert-level breakdown of Minecraft's most complex redstone systems.''</div>}}</includeonly>


<div style="border:2px dashed #880000; background:#111; padding:1em; color:#eee; font-family:monospace;">
== ⛏️ Overview ==
''A master-level examination of Redstone computation — from binary logic and tick timing to memory latches and pseudo-BIOS boot flows — crafted without media or templates.''
{{#tag:div|Redstone in Minecraft allows players to build in-game digital circuits that simulate real-world logic. This article explores how redstone achieves everything from basic gates to full Turing-complete machines.|class="mw-collapsible mw-collapsed"}}
</div>


----
== 🔣 Logic Gate Emulation ==
{{#tag:pre|
===[ NAND Gate Layout ]===
INPUT A ●──────┐
│
INPUT B ●──────┼────┐
│ │
[BLOCK][TORCH] ───● OUTPUT (1 when A or B is 0)
|lang="text"}}


== 🧠 Conditional Execution ==
== ⏱️ Runtime Metadata ==
{| class="wikitable"
<syntaxhighlight lang="text">
|+ '''Live Meta Diagnostic'''
{{#ifexpr: {{CURRENTTIME}} < 1200 | Morning Redstone Check | Evening Tick Calibration }}
! Metric !! Value
</syntaxhighlight>
|-
| Page Tick Estimate || {{#expr: {{CURRENTSECOND}} + {{CURRENTMINUTE}} * 60 }}
|-
| Today’s Design Profile || {{#switch: {{uc:{{CURRENTDAYNAME}}}}
| MONDAY = Logic Audit Mode
| TUESDAY = ALU Timing Mode
| WEDNESDAY = Flip-Flop Focus
| THURSDAY = Register Optimization
| FRIDAY = Pseudo-BIOS Simulation
| #default = Build & Experimentation
}}
|-
| Render Timestamp || {{CURRENTTIME}} UTC – {{CURRENTDAYNAME}}, {{CURRENTMONTHNAME}} {{CURRENTDAY2}}, {{CURRENTYEAR}}
|}


----
== 🧮 Binary Addition Table ==
{{#tag:pre|
A B Cin | Sum Cout
---------+----------
0 0 0 | 0 0
0 0 1 | 1 0
0 1 0 | 1 0
0 1 1 | 0 1
1 1 1 | 1 1
|lang="text"}}


== 🔣 NAND Gate (ASCII Simulation) ==
== 🧰 Components Overview ==
<pre>
<templatedata>
INPUT A ●─────┐
{
│
"params": {
INPUT B ●────┐┼────┐
"Component": {
││ │
"label": "Component Name",
[BLOCK][TORCH]───● OUTPUT
"description": "The redstone part",
</pre>
"type": "string",
"required": true
}
}
}
</templatedata>


----
=== Main Parts (text-only, collapsible) ===
<div class="mw-collapsible mw-collapsed" style="border:1px dashed #ccc; padding:5px;">
'''Redstone Components:'''
* Redstone dust
* Repeater
* Comparator
* Lever / Button
* Torch
* Observer
* Block update (BUD)
</div>


== 🔄 Tabbed Examples ==
== 🧠 Memory Cell – RS NOR Latch ==
<tabs>
<pre>
● SET
<tab name="Truth Table">
│
{{#tag:pre|
A | B | OUT
▼
[BLOCK]──[TORCH]──▶ Q
---+---+-----
0 | 0 | 0
▲ │
0 | 1 | 1
│ ▼
1 | 0 | 1
RESET [BLOCK]
1 | 1 | 1
▲ │
●──────┘
|lang="text"}}
</tab>
</pre>
<tab name="Tick Delay">
'''Repeaters'''
: Each set to 1–4 ticks (0.1s per tick)
'''Comparator'''
: Lagless delay, mostly for analog signal smoothing
</tab>
</tabs>


----
== 🧬 Memory Cells ==
=== RS NOR Latch ===
{{#tag:pre|
SET ●─────┐
│
└───[T]───● Q
│
RESET ●────┘ ⊕ (Q NOT)
|lang="text"}}


== 🧮 1-Bit Full Adder Truth Table ==
== 🏗️ ALU Configuration (ASCII Model) ==
{{#tag:pre|
<pre>
A B Cin | Sum Cout
┌────[ XOR ]────┐
--------+----------
A ───▶ ├───▶ SUM
0 0 0 | 0 0
└────[ AND ]────┘
0 1 0 | 1 0
B ───▶ ├───▶ CARRY
1 1 0 | 0 1
|lang="text"}}
1 1 1 | 1 1
</pre>


----
== 🧾 Runtime Logic Using Parser Functions ==
{{#ifexpr: {{CURRENTWEEK}} mod 2 = 0
| '''Even Week''': Time to test ALU throughput
| '''Odd Week''': Run memory cell regression tests
}}


== ⏱️ Tick Timing Analysis ==
== 🧰 Component Delay Table ==
{| class="wikitable"
{| class="wikitable sortable"
|+ '''Tick Timing and Redstone Delays'''
! Circuit !! Formula !! Ticks !! Game Time (s)
|-
|-
| Pulse Extender || 4R + 2C || {{#expr: 4*2 + 2 }} || {{#expr: (4*2 + 2) * 0.1 round 2}}s
! Circuit Type !! Delay !! Tick Count !! Game Time
|-
|-
| Pulse Extender || 4R + 2C || {{#expr: 4*2 + 2 }} || {{#expr: (4*2 + 2)*0.1 round 2}}s
| Standard Clock || 4R@3T || {{#expr: 4*3 }} || {{#expr: 4*3*0.1 round 2}}s
|-
|-
| T Flip-Flop || 3 || 3 || 0.3s
| T Flip-Flop || 3 || 3 || 0.3s
|}
|}


----
== 🧠 Conditional Template Logic ==

== 🧬 ALU Logic Unit ==
<pre>
┌──────────────[ XOR ]──────────────┐
▼ ▼
INPUT A ───► SUM LOGIC ───► ┌──────┐
│ SUM │───► OUT
INPUT B ──┬────────[ AND ]──► │
└────────[ OR ]─────────┘
</pre>

----

== 🔄 Tabbed Circuit Profiles ==
<tabber>
Logic Gates=
<pre>
A | B | A AND B
---+---+---------
0 | 0 | 0
0 | 1 | 0
1 | 0 | 0
1 | 1 | 1
</pre>
|-|
Timing Analysis=
* Redstone tick = '''0.1 seconds'''
* Repeater (1–4 ticks): configurable delay
* Comparator: passive delay, edge pulse
|-|
Build Mode Guidance=
{{#switch: {{uc:{{CURRENTDAYNAME}}}}
{{#switch: {{uc:{{CURRENTDAYNAME}}}}
| MONDAY = '''Logic Gate Audit'''
| MONDAY = '''Audit logic gates'''
| TUESDAY = '''Tick Testing'''
| TUESDAY = '''Clock timing calibration'''
| WEDNESDAY = '''Memory Module Optimization'''
| WEDNESDAY = '''Flip-flop verification'''
| #default = '''Experimental Mode Enabled'''
| THURSDAY = '''Tick-delay chaining'''
| FRIDAY = '''ALU integration tests'''
| #default = '''Creative Mode: Sandbox'''
}}
</tabber>

----

== 🕹️ Time-Based Execution Guidance ==
'''Context-Aware Build Directive:'''
<pre>
{{#ifexpr: {{CURRENTTIME}} < 1200
| ▶ Morning Build Focus: Comparator Chains & Edge Detectors
| ▶ Afternoon Focus: Memory Blocks, Tick Optimization
}}
}}
</pre>


----
== 📦 Pseudo-BIOS (Logic Flow Simulation) ==
{{#tag:pre|
[BOOT] --> [CLK] --> [MUX] --+
|
+------>[ALU]--->SUM
|
[REGISTERS]
|lang="text"}}


== 🧩 Redstone Pseudo-BIOS (Execution Tree) ==
== 📚 Related Concepts ==
<pre>
* [[Computational Universality]]
[BOOT] ─▶ [CLK] ─▶ [MUX]
* [[Turing Machine]]
│
* [[Redstone Simulator (External Tools)]]
▼
[ALU]──▶ SUM
▲
│
[REGISTERS]
</pre>

----

== 📦 Emulated Module Documentation ==
<pre>
== Module:ComparatorChain ==
* Purpose: Signal extension and analog smoothing
* Input: Redstone power (0–15)
* Output: Modified power (0–15), logic gate compatible
* Edge Behavior: Use with Observer for pulse control
</pre>

----

== ❗ Debug Triggers ==
<pre>
{{#ifexpr: {{CURRENTMINUTE}} mod 5 = 0
| ⏱️ Tick Audit: Trigger repeater calibration test
| [No scheduled audit]
}}
</pre>


----
== 🧠 See Also ==
* [[Logic Gates in Minecraft]]
* [[Timing Circuits]]
* [[Analog Redstone Mechanics]]


== 📂 Categories ==
== 📂 Categories ==
[[Category:Redstone Engineering]]
[[Category:Redstone Engineering]]
[[Category:Minecraft Logic Design]]
[[Category:Minecraft Computing]]
[[Category:Turing-Complete Systems]]
[[Category:Expert Builds]]
[[Category:Expert Builds]]

Revision as of 06:19, 2 May 2025

Redstone Computing in Minecraft

A master-level examination of Redstone computation — from binary logic and tick timing to memory latches and pseudo-BIOS boot flows — crafted without media or templates.

⏱️ Runtime Metadata

Live Meta Diagnostic
Metric Value
Page Tick Estimate {{#expr: Template:CURRENTSECOND + Template:CURRENTMINUTE * 60 }}
Today’s Design Profile {{#switch: SATURDAY MONDAY = Logic Audit Mode TUESDAY = ALU Timing Mode WEDNESDAY = Flip-Flop Focus THURSDAY = Register Optimization FRIDAY = Pseudo-BIOS Simulation #default = Build & Experimentation 
}}
Render Timestamp 23:09 UTC – Saturday, May 10, 2025

🔣 NAND Gate (ASCII Simulation)

 INPUT A ●─────┐
               │
 INPUT B ●────┐┼────┐
             ││    │
           [BLOCK][TORCH]───● OUTPUT

🧠 Memory Cell – RS NOR Latch

     ● SET
      │
      ▼
[BLOCK]──[TORCH]──▶ Q
  ▲        │
  │        ▼
 RESET   [BLOCK]
     ▲      │
     ●──────┘

🧮 1-Bit Full Adder Truth Table

A B Cin | Sum Cout
--------+----------
0 0  0  |  0   0
0 1  0  |  1   0
1 1  0  |  0   1
1 1  1  |  1   1

🧰 Component Delay Table

Tick Timing and Redstone Delays
Circuit Formula Ticks Game Time (s)
Pulse Extender 4R + 2C {{#expr: 4*2 + 2 }} {{#expr: (4*2 + 2) * 0.1 round 2}}s
Standard Clock 4R@3T {{#expr: 4*3 }} {{#expr: 4*3*0.1 round 2}}s
T Flip-Flop 3 3 0.3s

🧬 ALU Logic Unit

      ┌──────────────[ XOR ]──────────────┐
      ▼                                   ▼
 INPUT A ───► SUM LOGIC ───► ┌──────┐
                             │ SUM  │───► OUT
 INPUT B ──┬────────[ AND ]──►      │
          └────────[ OR  ]─────────┘

🔄 Tabbed Circuit Profiles

<tabber> Logic Gates= 

 A | B | A AND B
---+---+---------
 0 | 0 |    0
 0 | 1 |    0
 1 | 0 |    0
 1 | 1 |    1

|-| Timing Analysis=

  • Redstone tick = 0.1 seconds
  • Repeater (1–4 ticks): configurable delay
  • Comparator: passive delay, edge pulse

|-| Build Mode Guidance= {{#switch: SATURDAY 

| MONDAY = Audit logic gates
| TUESDAY = Clock timing calibration
| WEDNESDAY = Flip-flop verification
| THURSDAY = Tick-delay chaining
| FRIDAY = ALU integration tests
| #default = Creative Mode: Sandbox
}}

</tabber>

🕹️ Time-Based Execution Guidance

Context-Aware Build Directive: 

{{#ifexpr: {{CURRENTTIME}} < 1200
 | ▶ Morning Build Focus: Comparator Chains & Edge Detectors
 | ▶ Afternoon Focus: Memory Blocks, Tick Optimization
}}

🧩 Redstone Pseudo-BIOS (Execution Tree)

[BOOT] ─▶ [CLK] ─▶ [MUX]
                    │
                    ▼
                 [ALU]──▶ SUM
                    ▲
                    │
             [REGISTERS]

📦 Emulated Module Documentation

== Module:ComparatorChain ==
* Purpose: Signal extension and analog smoothing
* Input: Redstone power (0–15)
* Output: Modified power (0–15), logic gate compatible
* Edge Behavior: Use with Observer for pulse control

❗ Debug Triggers

{{#ifexpr: {{CURRENTMINUTE}} mod 5 = 0
 | ⏱️ Tick Audit: Trigger repeater calibration test
 | [No scheduled audit]
}}

📂 Categories

Retrieved from "https://wiki.minecraft.novylen.net/index.php?title=Redstone&oldid=1514"